

Article

Comparative Study of Voltage Amplification in Cylindrical FE-FE-DE and FE-DE Heterostructures

Pratheeksha Suresh ¹, Bhaskar Awadhiya ², Vikash Mishra ¹, Pramod Martha ², Sampath Kumar ² and Yashwanth Nanjappa ^{2,*}

¹ Department of Physics, Manipal Institute of Technology, Manipal Academy of Higher Education, Manipal 576104, India; pratheeksha1.dscmpl2023@learner.manipal.edu (P.S.); vikash.mishra@manipal.edu (V.M.)

² Department of Electronics and Communication Engineering, Manipal Institute of Technology, Manipal Academy of Higher Education, Manipal 576104, India; awadhiya.bhaskar@manipal.edu (B.A.); pramod.martha@manipal.edu (P.M.); kumar.sampath@manipal.edu (S.K.)

* Correspondence: yashwanth.n@manipal.edu

Abstract

This work examines a cylindrical FE-DE heterostructure and compares its performance with that of a cylindrical FE-FE-DE heterostructure. It aims to maximize voltage amplification, increase capacitance, and attain a constant negative capacitance. First, the existence of negative capacitance is shown by analyzing isolated cylindrical ferroelectric capacitors. A cylindrical dielectric capacitor and a cylindrical ferroelectric capacitor are integrated in series to stabilize negative capacitance. Our results indicate that the capacitance of the FE-FE-DE stack, consisting of $Si : HfO_2$ and $Zr : HfO_2$, closely aligns with the dielectric capacitance. Consequently, enhanced performance is anticipated in comparison with the FE-DE arrangement. Additionally, the dynamic response of two distinct configurations was analyzed, yielding a comprehensive understanding of these heterostructures' behavior.

Keywords: ferroelectric; dielectric; negative capacitance; passive voltage amplification



Received: 17 September 2025

Revised: 13 November 2025

Accepted: 21 November 2025

Published: 1 December 2025

Citation: Suresh, P.; Awadhiya, B.; Mishra, V.; Martha, P.; Kumar, S.; Nanjappa, Y. Comparative Study of Voltage Amplification in Cylindrical FE-FE-DE and FE-DE Heterostructures. *Electron. Mater.* **2025**, *6*, 21. <https://doi.org/10.3390/electronicmat6040021>

Copyright: © 2025 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

1. Introduction

The continuous scaling of electronic devices has driven the search for novel materials and device architectures that can overcome the fundamental limitations of conventional field-effect transistors, in terms of power consumption and switching efficiency. Ferroelectric materials that possess spontaneous polarization can be polarized even in the absence of an electric field. Spontaneous polarization is due to the non-Centro symmetry in the crystal lattice of the ferroelectric material. In ferroelectric materials, non-centrosymmetry is also essential for generating ferroelectricity and negative capacitance [1]. Ferroelectricity was discovered experimentally 100 years ago. Rochelle salt and potassium dihydrogen phosphate are ferroelectric materials for which initial experiments were performed. Since they are fragile and water-soluble, they cannot be used for various applications. Perovskite materials, typically represented by the general formula ABO_3 , are well known for exhibiting ferroelectric properties. In this structure, A denotes a di or monovalent atom, B refers to a trivalent or tetravalent atom, and O represents the oxygen atom [2,3]. These materials usually crystallize in a tetragonal lattice structure, characterized by one lattice parameter being longer than the other two, while all interaxial angles remain at 90 degrees within the unit cell [4,5]. Power dissipation has emerged as a critical concern in contemporary times [6]. The faster scaling of the complementary metal-oxide-semiconductor (CMOS)

sector has resulted in greater power loss, mostly as a result of the reduced feature size regulation [7,8]. Since dynamic power dissipation is proportional to the square of the supply voltage ($P_{dyn} \propto V_{DD}^2$) lowering the supply voltage is one practical way to mitigate these problems [9]. Lowering the supply voltage, however, also lowers the ON current, which decreases the transistor speed $I_{on} \propto (V_{DD} - V_T)^\alpha$. To maintain sufficient ON current and operating speed, the threshold voltage V_T must be reduced. Unfortunately, lowering the threshold voltage increases the OFF current ($I_{OFF} \propto 10^{-V_T/SS}$), which raises the static power dissipation of the transistor ($P_{OFF} \propto I_{OFF}$). Effectiveness and power dissipation are always traded off, according to this contradictory criterion [7,8]. The inherent 60 mV/decade limit of the subthreshold swing makes it difficult to reduce the operating voltage even while transistor dimensions continue to decrease as CMOS technology advances [10,11]. The negative capacitance (NC) characteristic of ferroelectric materials facilitates a decrease in the subthreshold swing (SS) [12]. Landau's phenomenological theory can be used to explain the nonlinear polarization response of ferroelectric materials, which gives rise to the idea of negative capacitance. The ferroelectric system may show an unstable area when the differential capacitance turns negative in the polarization–electric field (P–E) curve, according to the Landau free energy expansion. When properly stabilized by a dielectric or semiconductor layer, this region, which represents a section of the energy profile with negative curvature, offers the possibility of voltage amplification. The dynamic polarization behavior is frequently modelled using the Landau–Khalatnikov (L–K) equation, which enables a thorough analysis of the transient and steady-state properties of ferroelectric capacitors. The theoretical basis for comprehending how negative capacitance can lower the subthreshold swing below the typical thermionic limit of 60 mV/decade is provided by such modeling frameworks [10]. Ferroelectric oxide can reduce the SS below 60 mV/decade when used as the gate oxide [13]. Ferroelectric materials are a special type of dielectric that can maintain their polarization even after the electric field is removed. The thing that makes them even more fascinating is that their dipole direction can be altered by employing an external field [14]. Ferroelectricity is the term used to describe the capacity of some dielectrics to exhibit spontaneous polarization that can be reversed by an applied electric field (E). Ferroelectric materials experience a phase transition at a particular temperature known as the Curie temperature (T_C). They naturally acquire electric polarization, without needing an external electric field. At or below this temperature, the crystal structure shifts from an ordered to a disordered phase. However, above the Curie temperature, the material can only become polarized when an external electric field is applied. This means ferroelectric materials spontaneously polarize below the Curie temperature [15]. Ferroelectric materials present a viable remedy for the widespread challenge of power dissipation faced in contemporary times [16,17]. The incorporation of ferroelectric layers enables negative capacitance field effect transistor (NCFETs) to sustain elevated on-current while markedly diminishing the off-current, resulting in decreased power consumption [9,18]. Although negative capacitance was not first visible through experimentation, a recent study verified its existence. Khan et al. [19] reported direct observation of negative capacitance in a thin ferroelectric sheet. Later research revealed sub-60 mV/decade switching and differential voltage amplification when ferroelectric capacitors were correctly connected to dielectric/MOS stacks [19]. Studying negative capacitance is essential because it can be used to reduce power dissipation by amplifying voltage [20]. Recent studies have further expanded the understanding of negative capacitance and ferroelectric integration in advanced device geometries. A ferroelectric layer was included between the gate and oxide in the cylindrical ferroelectric dual-metal nanowire FET suggested by Kaul et al. through Landau–Khalatnikov-based modeling. Their work showed that the negative capacitance effect of the ferroelectric layer causes

intrinsic voltage amplification, which significantly reduces the gate-induced drain leakage (GIDL) and improves subthreshold characteristics [21]. Wang et al. engineered a van der Waals metal–ferroelectric–metal–insulator–semiconductor (MFMIS) architecture using CuInP_2S_6 (CIPS) and reported sub-60 mV dec^{-1} switching, an enhanced memory window, and long-term retention stability. These investigations collectively highlight the breadth of device configurations, ranging from cylindrical ferroelectric capacitors to 2D van der Waals heterostructures, that successfully exploit the negative capacitance phenomenon for improved voltage amplification, leakage suppression, and overall device performance [22]. Negative capacitance research has led to new developments in memory and neuromorphic computing beyond traditional transistors. Ferroelectric tunnel junctions (FTJs) and ferroelectric-based non-volatile memory (FeRAMs) use the polarization switching properties for fast, low-power data storage. Similarly, the analogue tunability of polarization states is being studied for artificial junctions in neuromorphic systems, where non-volatility and energy efficiency are critical. In line with the objectives of next-generation low-power electronics, integrating ferroelectric and dielectric heterostructures into these systems offers a viable solution to integrate memory and logic functions inside a single device framework. New geometric structures, new materials, and new technologies are needed to scale conventional MOSFETs and enhance gate control over the channel [23]. Emerging device structures employ multigate geometries such as dual-gate, tri-gate, and gate-all-around configurations to enhance channel control and suppress short-channel effects [24]. Among these materials, the nanotube structure exhibits superior performance compared with its planar counterparts, owing to its larger effective gate area and improved charge control around the channel [25–27]. Since the cylindrical FE-DE heterostructure controls the fundamental physics of the negative capacitance-enabled nanotube, this motivates us to research it [28]. In the development of negative capacitance field-effect transistors (NCFETs), traditional ferroelectric materials such as lead zirconium titanate (*PZT*), barium titanate *BaTiO*₃, and strontium bismuth tantalate (*SBT*) were initially incorporated because of their strong ferroelectric properties. However, these materials present significant challenges, including health and environmental concerns associated with lead (*Pb*) content, the need for relatively thick films to achieve robust ferroelectricity, and limitations arising from their small bandgaps. Conventional ferroelectric materials suffer from drawbacks such as high processing temperatures and incompatibility with CMOS technology, which hinders their widespread adoption in advanced electronic devices [29,30]. In contrast, hafnium oxide based ferroelectric materials have attracted considerable attention because they are lead-free, CMOS-compatible, and retain ferroelectricity even at nanometer-scale thicknesses. Modern electronic device design greatly benefits from the investigation of ferroelectric materials and their negative capacitance behavior [31]. Ferroelectrics can overcome the fundamental constraint of subthreshold swing when included in field-effect transistor topologies, allowing for low-voltage operation and increased energy efficiency [32]. Ferroelectric-based devices are therefore being actively investigated for implementation in advanced integrated circuits for low-power computing applications and negative capacitance field-effect transistors (NCFETs) [33,34]. As a result, doped *HfO*₂ has become a focal point for research and development in NCFET technology, offering a more sustainable and scalable pathway for next-generation low-power electronics [7,35,36]. Studies on cylindrical heterostructures are still limited despite a great deal of study on planar and gate-all-around ferroelectric transistors. Compared to its planar equivalents, cylindrical designs provide improved electrostatic control, higher gate capacitance, and less short-channel effects. This study attempts to clarify how interlayer coupling between stacked ferroelectrics affects voltage amplification and stability by expanding our earlier investigation of FE–DE heterostructures to a FE–FE–DE configuration. The anisotropy constants and voltage gain

characteristics for both configurations are recovered using Landau–Khalatnikov-based simulations, offering fresh perspectives on the development of optimized negative capacitance devices for upcoming energy-efficient applications [37]. Our previous work focused on a cylindrical FE–DE heterostructure. In this study, we extend the analysis to an FE–FE–DE configuration by stacking two ferroelectric layers to explore the influence of interlayer coupling on voltage amplification and negative capacitance behavior [38]. In this study, we investigate cylindrical FE–DE heterostructure and compare its performance with that of a cylindrical FE–FE–DE heterostructure. For the FE–DE configuration, Zr-doped HfO_2 and Si-doped HfO_2 materials are considered ferroelectric materials with thicknesses of 10 nm each. In the FE–FE–DE stack, a combination of Si : HfO_2 and Zr : HfO_2 is used, each with thickness of 5 nm. SiO_2 makes up the dielectric layer, which has a dielectric constant of 3.9 and a thickness of 1 nm. The Table 1 below provides the anisotropy constants after the mathematical equations have been solved in MATLAB R2023b.

Table 1. Anisotropy constants.

FE Material	α (1/F)	β (1/FC ²)
Zr : HfO_2 (10 nm)	-9.69×10^{15}	2.85×10^{47}
Si : HfO_2 (10 nm)	-6.18×10^{15}	9.11×10^{46}
Si : HfO_2 (5 nm)	-4.32×10^{15}	8.60×10^{46}
Zr : HfO_2 (5 nm)	-2.91×10^{15}	1.58×10^{46}

2. Results and Discussion

2.1. An Isolated Cylindrical FE Capacitor

The equation describes the relationship between the charge on the ferroelectric capacitor and the voltage across the ferroelectric material in a stable state, according to the Landau–Khalatnikov (LK) framework.

$$V_{FE} = \alpha Q_{FE} + \beta Q_{FE}^3 + \gamma Q_{FE}^5 \quad (1)$$

Here, V_{FE} represents the voltage across the ferroelectric capacitor, and Q_{FE} represents the charge. The anisotropy coefficients for ferroelectric materials are represented by the constants α , β , and γ .

$$\alpha_o = \frac{-3\sqrt{3} V_C}{2 Q_o} \text{ and } \beta_o = \frac{3\sqrt{3} V_C}{2 Q_o^3}$$

$$\alpha = \frac{\alpha_o}{2\pi L} \ln\left(\frac{r_2}{r_1}\right) \text{ and } \beta = \frac{\beta_o}{16\pi^3 L^3} \left(\frac{1}{r_1^2} - \frac{1}{r_2^2}\right)$$

where V_C is the coercive voltage and where Q_o is the remanent charge in the ferroelectric material, with r_1 and r_2 representing the inner and outer radii, respectively. Figure 1a shows a representation of an isolated cylindrical FE capacitor. By solving Equation (1), the charge–voltage (Q - V) characteristics of the ferroelectric material can be obtained, as illustrated in Figure 1b. The negative slope of the Q - V curve shows that the charge decreases as the voltage increases, verifying that the ferroelectric material has a negative capacitance. The free energy U of a ferroelectric material can be expressed as follows:

$$U_{FE} = \frac{\alpha}{2} Q_{FE}^2 + \frac{\beta}{4} Q_{FE}^4 + \frac{\gamma}{6} Q_{FE}^6, \quad (2)$$




Figure 1. (a) Illustration of an isolated cylindrical ferroelectric capacitor; (b) charge versus voltage characteristics; (c) energy characteristic for a standalone cylindrical FE capacitor.

Figure 1c displays the energy versus charge of a single cylindrical ferroelectric capacitor. The energy profile for each ferroelectric material under consideration has an inverted parabolic shape, indicating the presence of a zone of negative capacitance. This state is fundamentally unstable, as illustrated by the analogy of placing a charge at the apex of the parabola. It automatically travels toward one of the energy minima. This behavior demonstrates the NC state's intrinsic instability in the isolated cylindrical FE capacitor. A cylindrical DE capacitor connected in series with the FE capacitor, however, can counteract this instability and stabilize the entire system.

2.2. Cylindrical FE-DE and FE-FE-DE Heterostructure

Figure 2 clearly shows that a cylindrical dielectric capacitor and a cylindrical ferroelectric capacitor are connected in line. If the dielectric capacitance meets the criterion ($C_D < -1/\alpha$), where α is the ferroelectric anisotropy constant, this series setup can stabilize the intrinsically unstable negative capacitance behavior of an isolated ferroelectric material. Notably, considerable voltage amplification can be achieved when the ferroelectric and dielectric capacitance magnitudes are similar. The capacitance vs. charge characteristics of the cylindrical heterostructure are shown in Figure 3a. The capacitance of the FE-FE-DE stack, composed of $Si : HfO_2$ and $Zr : HfO_2$, nearly coincides with the dielectric capacitance. Thus, it is anticipated to provide better performance than Zr -doped HfO_2 and Si -doped HfO_2 in the FE-DE configuration. Conversely, the dielectric layer's capacitance ($C_{FE} < C_{DE}$) is greater than that of a ferroelectric material $Zr : HfO_2$. Owing to the tendency to exhibit hysteresis, this FE-DE combination was disregarded for additional examination. The dielectric and ferroelectric capacitors share the charge since they are connected in series. On the basis of Kirchhoff's voltage law, the total applied voltage (V_S) is the sum of the voltage drop across the ferroelectric (V_{FE}) and dielectric (V_{DE}) capacitors, expressed as $V_S = V_{FE} + V_{DE}$

$$V_S = \alpha Q_{FE} + \beta Q_{FE}^3 + \gamma Q_{FE}^5 + \frac{Q_{FE}}{C_{DE}}, \quad (3)$$




Figure 2. Cylindrical FE-DE and FE-FE-DE heterostructures.




Figure 3. (a) C_{FE} - Q_{FE} ; (b) charge versus voltage; (c) energy landscape; (d) capacitance; (e) C_T - Q_{FE} ; (f) voltage Amplification characteristics of cylindrical FE-DE and FE-FE-DE heterostructure.

Figure 3b displays the charge versus voltage features of the FE-DE and FE-FE-DE combinations. Since the graph does not have a negative slope, the heterostructure functions in a stable, positive capacitance domain. The ferroelectric and dielectric capacitors build up an equal amount of charge since they are connected in series. Therefore, the sum of the energies stored in the individual ferroelectric and dielectric capacitors equals the overall energy stored in the heterostructure for a given charge.

$$U_T = \frac{\alpha}{2} Q_{FE}^2 + \frac{\beta}{4} Q_{FE}^4 + \frac{\gamma}{6} Q_{FE}^6 + \frac{Q_{FE}^2}{2C_{DE}}, \quad (4)$$

Figure 3c shows the energy landscape of the cylindrical FE-DE and FE-FE-DE configurations. The cylindrical ferroelectric–dielectric heterostructures connected in series reduce the total energy of the system and aid in maintaining the negative capacitance (NC) state. The ferroelectric layer’s distinctive double-well energy profile flattens when it is coupled in series with a dielectric capacitor, increasing the heterostructure’s overall capacitance. In the FE-FE-DE configuration, this energy flattening is even more pronounced, indicating a greater enhancement in capacitance than in the FE-DE case, as evident from the graph. Interestingly, when the ferroelectric and dielectric capacitances are almost equal, the cylindrical FE-FE-DE heterostructure exhibits better voltage amplification.

Equations (5) and (6) provide the expressions for the capacitance of isolated ferroelectric and dielectric capacitors, respectively.

$$C_{FE} = \frac{1}{\alpha + 3\beta Q_{FE}^2}, \quad (5)$$

$$C_{DE} = \frac{2\pi\epsilon L}{\left(\ln \frac{r_3}{r_2}\right)}, \quad (6)$$

The capacitance–voltage characteristics for the FE-DE and FE-FE-DE combinations are shown in Figure 3d. The graph clearly demonstrates that the capacitance of the dielectric (DE) and ferroelectric (FE) layers together is higher than that of the dielectric by itself. Notably, the FE-FE-DE heterostructure results in a higher capacitance than the FE-DE configuration does. This enhancement is possible only when one of the constituent capacitances becomes negative. This behavior appears to contradict conventional circuit theory and electrostatics, which indicates that the equivalent capacitance of two capacitors in series should be less than either of the individual capacitances. Negative capacitance in the ferroelectric layer explains this apparent violation. Equation (7) provides the system's total capacitance in the cylindrical heterostructure, where the dielectric and ferroelectric layers are coupled in series.

$$C_T = \frac{C_{FE}C_{DE}}{C_{FE} + C_{DE}}, \quad (7)$$

$$C_T = \frac{\frac{C_{DE}}{\alpha + 3\beta Q_{FE}^2}}{C_{DE} + \frac{1}{\alpha + 3\beta Q_{FE}^2}}, \quad (8)$$

The heterostructure's total capacitance changes with charge, as shown in Figure 3e. In the FE-FE-DE configuration, the total capacitance reaches its maximum and is found to be greater than that of the dielectric layer alone. As previously mentioned, an essential requirement for voltage amplification is the tight matching of the ferroelectric and dielectric capacitances. The FE-FE-DE heterostructure produces higher voltage amplification, as seen by the plot of the supply voltage against the voltage across the dielectric layer for the FE-DE and FE-FE-DE configurations in Figure 3f.

We compared the voltage amplification of FE–DE planar and FE–DE cylindrical heterostructures from our previous work with the newly proposed FE-FE-DE cylindrical heterostructure. The comparative results are summarized in the Table 2. From the V_S versus V_D characteristics, it is evident that V_D increases nonlinearly with V_S for all configurations, with the rate of increase being more pronounced in ferroelectric-based heterostructures. For the planar configuration, V_D reaches 1.3314 V at $V_S = 0.9$ V, corresponding to a 47.93% increment compared to the ideal linear response ($V_D = V_S$). In the case of the FE–DE cylindrical configuration, V_D further rises to 1.4827 V, resulting in a 64.74% enhancement. Notably, the FE-FE-DE cylindrical structure exhibits the highest voltage amplification, achieving $V_D = 1.5648$ V resulting in 73.87%. These results clearly demonstrate that incorporating multiple ferroelectric layers in a cylindrical geometry significantly improves voltage amplification efficiency compared to planar or single-ferroelectric configurations, making the FE-FE-DE structure a promising candidate for next-generation steep-slope and energy-efficient device applications.


Table 2. Comparison of voltage amplification in planar and cylindrical ferroelectric–dielectric heterostructures.

Configuration	V_D when $V_S = 0.9$ V	% Increment
FE-DE Planar [38]	1.3314	47.93%
FE-DE Cylindrical [38]	1.4827	64.74%
FE-FE-DE Cylindrical	1.5648	73.87%

The following formula represents the relationship between the supply voltage (V_S) and the voltage drop across the dielectric layer (V_D):

$$V_D = V_S \times \frac{|C_{FE}|}{|C_{FE}| - C_{DE}}, \quad (9)$$

According to this equation, the dielectric can experience a voltage drop exceeding the supply voltage when the Fe capacitance (C_{FE}) is larger than the DE capacitance (C_{DE}). In such scenarios, even a small variation in V_S can result in a significantly larger change in V_D , thereby demonstrating the voltage amplification effect. Furthermore, the amplification becomes more pronounced when C_{FE} approaches C_{DE} closely. Among the configurations investigated, the FE-FE-DE heterostructure results in the highest voltage amplification due to superior capacitance matching and enhanced negative capacitance stabilization. Figure 4a illustrates the differential voltage amplification dV_D/dV_S as a function of the supply voltage. The figure clearly shows how the amplification varies with V_S , with the maximum amplification observed for the FE-FE-DE configuration.

**Figure 4.** (a) dV_D/dV_S versus V_S ; (b) charge versus time; (c) voltage versus time in cylindrical FE-DE and FE-FE-DE heterostructure.

2.3. Dynamic Response of Cylindrical Heterostructure

In this section, Equation (10) is solved to investigate the dynamic behavior of the heterostructure. Although the term $\rho dQ_{FE}/dt$ was previously neglected under steady-state conditions, it becomes essential when the system's transient response is considered. Including this term, the dynamic form of the equation becomes

$$V_S = \alpha Q_{FE} + \beta Q_{FE}^3 + \gamma Q_{FE}^5 + \rho \frac{dQ_{FE}}{dt} + \frac{Q_{FE}}{C_{DE}}, \quad (10)$$

The time-dependent charge behavior under a 0.9 V triangular pulse at 100 MHz is shown in Figure 4b for the heterostructure. The charge versus time curves for both the FE-DE and FE-FE-DE configurations indicate a gradual charge accumulation, with the FE-FE-DE configuration achieving a higher maximum charge. Among these two materials, the FE-FE-DE heterostructure demonstrated the greatest charge storage. By

substituting $Q_{FE} = Q_{DE} = V_{DE}C_{DE}$ into Equation (10), we obtain the following voltage–capacitance relationship:

$$V_S = \alpha V_{DE}C_{DE} + \beta V_{DE}C_{DE}^3 + \gamma V_{DE}C_{DE}^5 + \rho \frac{dV_{DE}C_{DE}}{dt} + \frac{V_{DE}C_{DE}}{C_{DE}}, \quad (11)$$

Equation (11) shows that the supply voltage V_S is directly influenced by the dielectric capacitance C_{DE} , and hence, voltage amplification is enhanced when C_{DE} is large. Since the FE-FE-DE heterostructure offers the highest capacitance among the considered configurations, it also results in the greatest voltage amplification. The voltage drop across the dielectric as a function of time is shown in Figure 4c. The voltage amplification is consistently higher in the FE-FE-DE heterostructure compared to the FE-DE configuration, indicating its superior dynamic performance.

3. Conclusions

This study proves that the use of a cylindrical FE-FE-DE heterostructure leads to a considerable improvement in the capacitance, voltage amplification, and stability of negative capacitance compared with those of the cylindrical FE-DE configuration evaluated. For the FE-DE configuration, Zr-doped HfO_2 and Si-doped HfO_2 are regarded as ferroelectric materials with a thickness of 10 nm each. In the FE-FE-DE stack, a combination of Si : HfO_2 and Zr : HfO_2 is employed, each with a thickness of 5 nm. This arrangement enhances the static capacitance properties and has greater dynamic responsiveness, indicating its suitability for high-performance low-power electronic applications. The findings verify the efficiency of FE-FE-DE stacks in optimizing ferroelectric–dielectric interactions and attaining near-ideal voltage amplification. The enhanced voltage amplification and stable negative capacitance observed in cylindrical FE-FE-DE heterostructures suggest promising applications in next-generation NCFETs and integrated circuits. These configurations could contribute to achieving a low subthreshold swing, a reduced operating voltage, and improved electrostatic control, making them suitable for high-performance and low-power logic technologies.

Author Contributions: Conceptualization, P.S. and B.A.; methodology, V.M. and S.K.; software, P.S.; validation, B.A., P.M. and Y.N.; formal analysis, B.A.; investigation, P.S.; resources, V.M.; data curation, B.A.; writing—original draft preparation, P.S., B.A., V.M., P.M., S.K. and Y.N.; writing—review and editing, B.A., P.M., S.K. and Y.N.; visualization, B.A.; supervision, Y.N.; project administration, B.A.; funding acquisition, P.M. and S.K. All authors have read and agreed to the published version of the manuscript.

Funding: This research was funded by Manipal Academy of Higher Education, Manipal.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: The original contributions presented in this study are included in the article. Further inquiries can be directed to the corresponding author.

Conflicts of Interest: The authors declare no conflicts of interest.

References

1. Awadhiya, B.; Kondekar, P.N.; Meshram, A.D. Analogous behavior of FE-DE heterostructure at room temperature and ferroelectric capacitor at Curie temperature. *Superlattices Microstruct.* **2018**, *123*, 306–310. [[CrossRef](#)]
2. Tiwari, B.; Babu, T.; Choudhary, R.N.P. Review on Different Preparation Techniques of Lead Zirconate Titanate. *Int. Res. J. Adv. Sci. Hub* **2020**, *2*, 121–126. [[CrossRef](#)]

3. Bowen, C.R.; Kim, H.A.; Weaver, P.M.; Dunn, S. Piezoelectric and ferroelectric materials and structures for energy harvesting applications. *Energy Env. Sci.* **2014**, *7*, 25–44. [[CrossRef](#)]
4. Awadhiya, B.; Kondekar, P.N.; Yadav, S.; Upadhyay, P.; Jaisawal, R.K.; Rathore, S. Effect of Scaling on Passive Voltage Amplification in FE-DE Hetero Structure. In Proceedings of the 2021 International Conference on Control, Automation, Power and Signal Processing (CAPS), Jabalpur, India, 10–12 December 2021; pp. 1–4.
5. Bhaskar, A.C.M.; Nanjappa, Y. Comparative investigation of passive voltage amplification in ferroelectric-dielectric heterostructure. *J. Phys. Commun.* **2024**, *8*, 085003. [[CrossRef](#)]
6. Singh, S.; Gupta, R.; Priyanka; Singh, R.; Bhalla, S.K. Design and Simulation-Based Analysis of Triple Metal Gate with Ferroelectric-SiGe Heterojunction Based Vertical TFET for Performance Enhancement. *Silicon* **2022**, *14*, 11015–11025. [[CrossRef](#)]
7. Kobayashi, M.; Hiramoto, T. On device design for steep-slope negative-capacitance field-effect-transistor operating at sub-0.2V supply voltage with ferroelectric HfO₂ thin film. *AIP Adv.* **2016**, *6*, 025113. [[CrossRef](#)]
8. Ratnesh, R.K.; Goel, A.; Kaushik, G.; Garg, H.; Chandan; Singh, M.; Prasad, B. Advancement and challenges in MOSFET scaling. *Mater. Sci. Semicond. Process.* **2021**, *134*, 106002. [[CrossRef](#)]
9. Rahi, S.B.; Tayal, S.; Upadhyay, A.K. A review on emerging negative capacitance field effect transistor for low power electronics. *Microelectron. J.* **2021**, *116*, 105242. [[CrossRef](#)]
10. Rai, A.; Gupta, D.; Mishra, H.; Nandan, D.; Qamar, S. Beyond Si-Based CMOS Devices: Needs, Opportunities, and Challenges. In *Beyond Si-Based CMOS Devices: Materials to Architecture*; Singh, S., Sharma, S.K., Nandan, D., Eds.; Springer Nature: Singapore, 2024; pp. 3–25, ISBN 978-981-9746-23-1.
11. Bohr, M.T.; Young, I.A. CMOS Scaling Trends and Beyond. *IEEE Micro* **2017**, *37*, 20–29. [[CrossRef](#)]
12. Awadhiya, B.; Yadav, S. Comparative study of Negative Capacitance Field Effect Transistors with different doped hafnium oxides. *Microelectron. J.* **2023**, *138*, 105838. [[CrossRef](#)]
13. Jain, A.; Alam, M.A. Stability Constraints Define the Minimum Subthreshold Swing of a Negative Capacitance Field-Effect Transistor. *IEEE Trans. Electron Devices* **2014**, *61*, 2235–2242. [[CrossRef](#)]
14. Kim, T.Y.; Kim, S.K.; Kim, S.-W. Application of ferroelectric materials for improving output power of energy harvesters. *Nano Converg.* **2018**, *5*, 30. [[CrossRef](#)] [[PubMed](#)]
15. Wang, J.T.; Zhang, C.; Fu, Y.S. Ferroelectric/piezoelectric materials and their applications in advanced sciences and technologies. *Int. J. Mod. Phys. B* **2005**, *19*, 553–557. [[CrossRef](#)]
16. Khan, A.I. On the Microscopic Origin of Negative Capacitance in Ferroelectric Materials: A Toy Model. In Proceedings of the 2018 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 1–5 December 2018; pp. 9.3.1–9.3.4.
17. Bain, A.K.; Chand, P. *Ferroelectrics: Principles and Applications*; John Wiley & Sons: Hoboken, NJ, USA, 2017; ISBN 978-3-527-80540-2.
18. Haertling, G.H. Ferroelectric Ceramics: History and Technology. *J. Am. Ceram. Soc.* **1999**, *82*, 797–818. [[CrossRef](#)]
19. Khan, A.I.; Chatterjee, K.; Wang, B.; Drapcho, S.; You, L.; Serrao, C.; Bakaul, S.R.; Ramesh, R.; Salahuddin, S. Negative capacitance in a ferroelectric capacitor. *Nat. Mater.* **2015**, *14*, 182–186. [[CrossRef](#)]
20. Khan, A.I.; Radhakrishna, U.; Chatterjee, K.; Salahuddin, S.; Antoniadis, D.A. Negative Capacitance Behavior in a Leaky Ferroelectric. *IEEE Trans. Electron Devices* **2016**, *63*, 4416–4422. [[CrossRef](#)]
21. Kaul, A.; Yadav, S.; Rewari, S.; Nand, D. Computational modelling of cylindrical-ferroelectric-dual metal-nanowire field effect transistor (C-FE-DM-NW FET) using landau equation for gate leakage minimization. *Micro Nanostructures* **2024**, *191*, 207851. [[CrossRef](#)]
22. Wang, X.; Zhu, C.; Deng, Y.; Duan, R.; Chen, J.; Zeng, Q.; Zhou, J.; Fu, Q.; You, L.; Liu, S.; et al. Van der Waals engineering of ferroelectric heterostructures for long-retention memory. *Nat. Commun.* **2021**, *12*, 1109. [[CrossRef](#)]
23. Khan, A.I.; Radhakrishna, U.; Salahuddin, S.; Antoniadis, D. Work Function Engineering for Performance Improvement in Leaky Negative Capacitance FETs. *IEEE Electron Device Lett.* **2017**, *38*, 1335–1338. [[CrossRef](#)]
24. Mairaj, S.; Singh, A. Compact Model for a Negative Capacitance-Based Top-Gated Carbon-Nanotube Field-Effect Transistor. *J. Electron. Mater.* **2024**, *53*, 2135–2149. [[CrossRef](#)]
25. Kaur, R.; Singh, B. Comparative Study of Single and Double Gate All Around Cylindrical FET Structures for High-K Dielectric Materials. *Trans. Electr. Electron. Mater.* **2021**, *22*, 509–514. [[CrossRef](#)]
26. Fahad, H.M.; Smith, C.E.; Rojas, J.P.; Hussain, M.M. Silicon Nanotube Field Effect Transistor with Core-Shell Gate Stacks for Enhanced High-Performance Operation and Area Scaling Benefits. *Nano Lett.* **2011**, *11*, 4393–4399. [[CrossRef](#)]
27. Jung, H. Analysis of drain induced barrier lowering for junctionless double gate MOSFET using ferroelectric negative capacitance effect. *AIMS Electron. Electr. Eng.* **2022**, *7*, 38–49. [[CrossRef](#)]
28. Tekleab, D. Device Performance of Silicon Nanotube Field Effect Transistor. *IEEE Electron Device Lett.* **2014**, *35*, 506–508. [[CrossRef](#)]
29. Awadhiya, B.; Kondekar, P.N.; Meshram, A.D. Investigating Undoped HfO₂ as Ferroelectric Oxide in Leaky and Non-Leaky FE-DE Heterostructure. *Trans. Electr. Electron. Mater.* **2019**, *20*, 467–472. [[CrossRef](#)]

30. Mikolajick, T.; Slesazec, S.; Mulaosmanovic, H.; Park, M.H.; Fichtner, S.; Lomenzo, P.D.; Hoffmann, M.; Schroeder, U. Next generation ferroelectric materials for semiconductor process integration and their applications. *J. Appl. Phys.* **2021**, *129*, 100901. [[CrossRef](#)]
31. Malvika; Choudhuri, B.; Mummaneni, K. A new pocket-doped NCFET for low power applications: Impact of ferroelectric and oxide thickness on its performance. *Micro Nanostructures* **2022**, *169*, 207360. [[CrossRef](#)]
32. Cross, L.E. Ferroelectric materials for electromechanical transducer applications. *Mater. Chem. Phys.* **1996**, *43*, 108–115. [[CrossRef](#)]
33. Chauhan, V.; Samajdar, D.P. Recent Advances in Negative Capacitance FinFETs for Low-Power Applications: A Review. *IEEE Trans. Ultrason. Ferroelectr. Freq. Control* **2021**, *68*, 3056–3068. [[CrossRef](#)]
34. Wong, J.C.; Salahuddin, S. Negative Capacitance Transistors. *Proc. IEEE* **2019**, *107*, 49–62. [[CrossRef](#)]
35. Valasa, S.; Kotha, V.R.; Vadthiya, N. Beyond Moore's law—A critical review of advancements in negative capacitance field effect transistors: A revolution in next-generation electronics. *Mater. Sci. Semicond. Process.* **2024**, *173*, 108116. [[CrossRef](#)]
36. Park, M.H.; Lee, Y.H.; Kim, H.J.; Kim, Y.J.; Moon, T.; Kim, K.D.; Müller, J.; Kersch, A.; Schroeder, U.; Mikolajick, T.; et al. Ferroelectricity and Antiferroelectricity of Doped Thin HfO₂-Based Films. *Adv. Mater.* **2015**, *27*, 1811–1831. [[CrossRef](#)] [[PubMed](#)]
37. Salahuddin, S.; Datta, S. Use of Negative Capacitance to Provide Voltage Amplification for Low Power Nanoscale Devices. *Nano Lett.* **2008**, *8*, 405–410. [[CrossRef](#)] [[PubMed](#)]
38. Suresh, P.; Nanjappa, Y.; Mishra, V.; Kumar, S.; Awadhiya, B. Negative Capacitance Behavior in Cylindrical Ferroelectric-Dielectric Heterostructure. *Trans. Electr. Electron. Mater.* **2025**. [[CrossRef](#)]

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.